gisters, Vol.1-8-1device-not-available exception, Vol.3-6-27effect of MMX instructions on pending x87 floating-point exceptions, Vol.3-12-5effects of MMX instructions on x87 FPU state, Vol.3-12-3effects of MMX, x87 FPU, FXSAVE, and FXRSTOR instructions on x87 FPU tag word, Vol.3-12-3error signals, Vol.3-22-11execution environment, Vol.1-8-1floating-point data types, Vol.1-8-13floating-point format, Vol.1-

CX=2):EDX[15:0] reports the maximum COS supported for the resource (

Intel technologies features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learnmore at intel.com, or from the OEM or retailer.No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resultingfrom such losses.You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel productsdescribed herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subjectmatter disclosed herein.No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifica-tions. Current characterized errata are available on request.This document contains information on products, services and/or processes in development. All information provided here is subject to changewithout notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps Copies of documents which have an order number and are referenced in this document, or other Intel literatur

Intel® 64 and IA-32 ArchitecturesSoftware Developer’s M

all four volumes of the Intel 64 and IA-32 Architectures SoftwareDeveloper's Manual: Basic Architecture, Order Number 253665; Instruction Set Reference A-Z, OrderNumber 325383; System Programming Guide, Order Number 325384; Model-Specific Registers, OrderNumber 335592. Refer to all four volumes when evaluatin

cument contains all four

document contains all four volumes of

PSLLW/PSLLD/PSLLQ—Shift Packed Data Left LogicalINSTRUCTION SET REFERENCE, M-U4-432 Vol. 2B128-bit Legacy SSE version: The destination and first source operands are XMM registers. Bits (MAXVL-1:128) of the corresponding YMM destination register remain unchanged. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.VEX.128 encoded version: The destination and first source operands are XMM registers. Bits (MAXVL-1:128) of the destination YMM register are zeroed. The count operand can be either an XMM register or a 128-bit memory loca-tion or an 8-bit immediate. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.VEX.256 encoded version: The destination operand is a YMM register. The source operand is a YMM register or a memory location. The count operand can come either from an XMM register or a memory location or an 8-bit imme-diate. Bits (MAXVL-1:256) of the corresponding ZMM register are zeroed.EVEX encoded versions: The destination operand is a ZMM register updated according to the writemask. The count operand is either an 8-bit immediate (the immediate count version) or an 8-bit value from an XMM register or a memory location (the variable count version). For the immediate count version, the source operand (the second operand) can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32/64-bit memory location. For the variable count version, the first source operand (the second operand) is a ZMM register, the second source operand (the third operand, 8-bit variable count) can be an XMM register or a memory location.Note: In VEX/EVEX encoded versions of shifts with an immediate count, vvvv of VEX/EVEX encode the destination register, and VEX.B/EVEX.B + ModRM.r/m encodes the source register.Note: For shifts with an immediate count (VEX.128.66.0F 71-73 /6, or EVEX.128.66.0F 71-73 /6), VEX.vvvv/EVEX.vvvv encodes the destination register. OperationPSLLW (with 64-bit operand)IF (COUNT > 15)THEN DEST[64:0] ← 0000000000000000H;ELSEDEST[15:0] ← ZeroExtend(DEST[15:0] << COUNT);(* Repeat shift operation for 2nd and 3rd words *)DEST[63:48] ← ZeroExtend(DEST[63:48] << COUNT);FI;PSLLD (with 64-bit operand)IF (COUNT > 31)THEN DEST[64:0] ← 0000000000000000H;ELSEDEST[31:0] ← ZeroExtend(DEST[31:0] <<

Intel® 64 and I

ntel® 64 and IA-32 Arc

virtual machine extensions for Intel 64 and IA-32 Architectures.Chapter 24 — Virtual Machine Control Structures. Describes components that manage VMX operation. These include the working-VMCS pointer and the controlling-VMCS pointer.Chapter 25 — VMX Non-Root Operation. Describes the operation of a VMX non-root operation. Processor oper-ation in VMX non-root mode can be restricted programmatically such that certain operations, events or conditions can cause the processor to transfer control from the guest (running in VMX non-root mode) to the monitor software (running in VMX root mode).Chapter 26 — VM Entries. Describes VM entries. VM entry transitions the pro