2 Matching Annotations
  1. Aug 2022
  2. www.intel.com www.intel.com
    Post-barrier Return Stack Buffer Predictions
    2
    1. terminus 11 Aug 2022
      IBPB command event, or (on processors which support enhanced IBRS) either a VM exit with IBRS set to 1 or setting IBRS to 1 after a VM exit.

      So either a barrier via IBPB or IBRS=any?

      after case: the IBRS, presumably walks and cleans up context specific state? already set: checks for it on control change?

      spectre ibrs ibpb
    2. terminus 11 Aug 2022
      IA32_SPEC_CTRL.IBRS is set either at or after a VM exit.

      What if the guest resets it? Where do we handle that?

      ibrs spectre
    Visit annotations in context

    Tags

    Annotators

    URL

    intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/advisory-guidance/post-barrier-return-stack-buffer-predictions.html